Abstract: Power consumption and Static noise margin (SNM) are most important parameters for memory design. The main source of power consumption in SRAM cell is due to large voltage swing on the bitlines during write operation. To reduce the power consumption and enhance the performance of the SRAM cell, we propose a Low-power fast (LPF) SRAM cell. The cell is simulated in terms of power, delay and read stability. The simulated result shows that the read and write power of the proposed cell is reduced up to 33% and 57.12% at 1.2 V (in CMOS 0.12 µm technology) respectively compared to the 6 T cell. The read SNM of the LPF cell is 2x times of the conventional cell.
Introduction
According to Katsuro Sasaki [1] , there are two main applications for SRAMs in (i) portable devices, which requires low power data-retention characteristics and (ii) high speed computer, which needs fast access times. For last 30 years, a tremendous improvement in the characteristic of SRAM cells was observed due to great attention and efforts of researchers. The choice of memory cell and circuit technique is the major concern for the design of low power, high performance SRAM system. In the modern technology when the feature size is reduced drastically, supply voltage and threshold voltage must also reduce in same pace. The decrease in power supply reduces the power consumption quadratically but degrades the stability and access time. Read stability and write-ability (collectively known as cell stability) are studied in detail [2, 3] . The read stability is measured in terms of static noise margin (SNM) [4] . To overcome the stability problem in the 6-T cell, many new SRAM cells were proposed [5, 6, 7, 8] . A proposed 7 T SRAM cell [7] improves the read stability but reduces access time.
The proposed low-power fast (LPF) cell uses separate circuit for write and read operations to improve the read stability and power consumption. The write circuit is similar to Ref. [8] circuit which reduces the power consumption and reduces the write access time. Since, the discharge voltage at the respective bitline in the proposed cell is lower, average read power consumption is 35% lower compared to the conventional 6 T cell. The proposed cell can be used in extremely rough conditions like T = 120 • C and T = −20 • C with minimal read power consumption. All the results were obtained in a 0.12 µm CMOS technology at room temperature using MICORWIND3 CAD tools [9] . The rest of the paper is organized as follows. The architecture of the novel LPF SRAM cell is explained in section II. The simulated results are explained in section III. Section IV concludes the paper.
Architecture of the proposed novel LPF SRAM cell
The architecture of the Low-Power Fast (LPF) SRAM cell is shown in Fig. 1 (a) . The upper part of the circuit (encircled with dotted line) is a novel 8-T cell [8] and used to perform write operation. The lower part of the circuit is used for read operation. The storage voltage at node nQ decides the switching behavior of transistor M10. Transistor M11 is used to decouple the cell node from read bitline during write operation/standby mode. Due to separate read and write circuits, the previously stored data remains intact in the cell during next write operation for RWL = 0. The detail operation of the LPF SRAM cell is: During write operation, RWL = 0 and WL = high and write circuit completely decouples from the read circuit which is similar 8-T SRAM cell [8] . A read operation (RWL = high, WL = 0) in LPF cell is performed by reading the data with help of the transistors M9 and M10. When node "nQ" stores data "0" (read 1 mode), transistor M11 turns ON and transistor M10 turns OFF, flips the node N to logic high and results lower power consumption. In read 0 mode, the stored data at node nQ = V dd turns the transistor M10 ON. Transistor M9 connects the read path to the ground through pull down transistor M10 and RBL discharges. This effect builds a voltage difference between RBL and local reference line which is sensed by high speed singleended differential current sense amplifier. Since, storage nodes Q and nQ are completely isolated from bitlines during read operation; the 0 logic is strictly maintained at the ground level.
Simulation results and discussions
The layouts for 6 T and LPF cells are shown in Fig. 1 (b) . Threshold voltage of NMOS (PMOS) is 400 mV. The proposed cell consumes an area of 8.84 µm 2 (i.e. 36% area overhead compared to the 6 T cell). Because, the percentage of cell array to cache area is about 70%, the overall cache overhead is roughly 25%. The SRAM cells are simulated with BSIM4 based transistors for 0.12 µm CMOS technology. Since, write circuit of the LPF cell is equivalent to the Ref. [8] cell; similar argument is true for achieving lower power consumption (Table I (a)). The average write access time for LPF cell is same as in Ref. [8] .
The read 1 delay is lower compared to the 6 T cell (Table I (b)) whereas the read 0 delay is larger in the LPF cell due to larger read wordline capacitance and 2x more voltage swing on RBL. The larger read 0 delay may be also due to lower driving capability of M9. Due to the variation in width (1 µm to 4 µm) of M10, the delay is approximately ±13% of normal speed of LPF cell (Table I (c)). The average percentage reduction in read bitline power consumption is ∼ 35% or more compared to other cells at room temperature ( Fig. 2 (a) ). This is due to lower V discharge voltage. Table II (a), gives the current flows through various transistors used in the 6 T cell, novel 8-T cell [8] and LPF cell during read operation. Due to ON transistor M11, the gate driving strength of M10 reduces which results in reduction of the discharging current through transistor M9 and M10. The leakage current poses a serious threat for applications where there is potential for high temperature operation. In the proposed cell, the increase in leakage power is minimal even at 120 • C (Fig. 2 (b) ) compared to the other cells. Table I M11 in the LPF cell reduce the read SNM to 359 mV compared to 110 mV of 8-T cell [8] . The SNM at different threshold voltages is given in Table I (d) . Due to increased change in current balance between M1/M2 and M3/M4 at high temperature (T = 120 • C), read SNM decreases to 339 mV from its room temperature value (Table II (b) ). The percentage decrease in SNM as temperature increases from 27 • C to 120 • C is only 14% in LPF cell compared to 21% in novel 8-T cell [8] . As the power supply reduces, SNM of the cell decreases and at a particular voltage, VTC curve of the cell disappears. This voltage is defined as the data retention voltage (DRV). From the SPICE simulation, DRV of the proposed cell is found to be as low as 330 mV. If the data retention time of the proposed cell is longer than the write/read cycle, the data of the column-half unselected cells can be maintained. 
Conclusion
The proposed LPF cell saves up to 33% power during read mode and 57.12% during write mode compared to the conventional cell. Due to isolation of stored data from bitlines during read operation, the SNM of the proposed cell is 2x the the 6 T cell and 1.2x the novel 8-T cell. The proposed cell can be used in worse condition (T = 120 • C) with minimal power consumption and stability loss.
